Abstract---In this paper, a programmable precise time delay generator suitable for a beam forming impulse ground penetrating radar (GPR) is presented. The design is based on a phase locked loop (PLL) circuit that is implemented utilizing Global Foundries 7HV 0.18 m CMOS process. The precise time control realizes the true time delay, which allows for developing an ultrawide band (UWB) phased array GPR system with beam steering capabilities. The simulation results show that the system is capable of generating delays from 100ps to 500ps in 25ps increments, and the corresponding beam angle ranges from 9.6° to 56.4° with a resolution of 2.75°.
I. INTRODUCTION
round penetrating radar (GPR) is useful for scanning bridges, roadways, and other subterranean structures and detecting their wear and erosion conditions [1, 2] . Traditional GPR systems emits pulse signals to penetrate the ground surface so as to obtain a 2D scan image of the buried object directly underneath. When a 3D scan of a larger area is desired, a traditional GPR system needs to take many passes over the area, spaced uniformly apart, and collects all the data to construct the 3D image. Such method is time consuming and computation intensive. Phased array radar allows to obtain 3D images with less passes by sweeping the radar beam electronically from side to side. In order to implement a phased array radar system, a beam forming control subsystem is required. Traditional phased array radar systems develop the phase offset using passive devices steer the antenna beam. However for UWB GPR, generating phase offsets directly becomes less practical, mainly due to the narrow band characteristics of traditional phase shifters. To resolve the issue, a true time delay unit is desired in UWB GPR array. In [3] , a true time delay beam steering subsystem is presented. The measurement results demonstrate that the beam radiation patterns match well with the theoretical calculations. However the system performance is constrained by beam forming resolutions due to coarse time delays created, where the time delay step size is 100ps. Other methods such as calibrated Vernier delay lines [4] have been used to generate more precise delays with the phase tuning step value as low as 10ps. Whereas those designs have relatively high complexities.
In this project, as shown in Fig. 1 , a true time delay circuit is Figure 1 . Transmission End of Phased Array System designed. It is composed of a programmable PLL to set the delay, and replica delay cells to create the trigger pulses that are fed to the UWB pulse generators. By taking advantages of PLL's feedback control and tuning capabilities, the system is able to generate precise delay time ranging from 100ps to 500ps in a step of 25ps. Section II introduces the beam steering properties. Section III describes design details of primary function components. Section IV presents the simulation results. The conclusion remarks are made in Section V.
II. Beam Forming Capabilities
The beam forming capabilities of a true time delay phased array system depends on two main parameters, the time delay between each successive antenna element, and the distance d these elements are spaced. The relationship between the delay and the beam angle for a true time delay phased array system can be characterized as
The overall beam pattern created by the phased array system can be formed by combining the complex voltage waveforms that are generated by each radiating element, while also taking into account the linear position of each element in the array. For an array of M elements, the position can be denoted by (2) The spatial response of the array at an angle incident to the array, known as the array factor (AF) [5] Equation (5) shows that by precisely controlling the phase offset of each element, it is possible to control where the maximum power of the composite signal is directed.
For the phased array GPR, our design goal is to achieve scan angles ranging from 9.6° to 56.4° with a resolution of 2.75°. Based on equation (4), and using an antenna spacing of 18cm, the delay value is calculated to be from 100ps to 500ps, with the increment resolution of 25ps. Fig. 2 summarizes the delays and respective scan angles that the system will be able to achieve. Equation (4) also shows that 10 antenna elements are needed in order to achieve the desired 3dB beam width of 10°. Hence 10 delay units are needed for the array design.
The programmable PLL consists of a voltage controlled oscillator (VCO), a phase frequency detector (PFD) [6] , a charge pump, and a low pass loop filter. The system also uses two frequency dividers, one as a prescaler [7] and the other one in the PLL feedback path. By programming the frequency dividers, a desired VCO frequency can be set. The combination of these components is shown in Fig. 3 . The PFD indicates to the charge pump whether the divided VCO frequency needs to increase or decrease in order to line up with the divided reference frequency. The charge pump then sources and sinks current to the capacitor in the loop filter, increasing and decreasing the control voltage. The control voltage is fed to the bias generator, generating the bias voltages for the delay cells in the VCO, as well as the replica delay cells, whose designs are identical to the delay cells in VCO. The control voltage changes the delay of each cell, adjusting the frequency of the VCO until it settles at its final value. The same bias voltage that is fed to the VCO is also fed to the replica delay cells [8, 9] which generate the desired delay to trigger the UWB pulse generator circuit. 
A. Delay Cell
The design of a differential delay cell is shown in Fig. 4 which is capable of generating time delay ranging from 69 ps to 903 ps. The control voltage and time delay characteristics is plotted in Fig. 5 .
The bias voltage Vbp is a noise alleviated version of Vctrl, and is applied to the delay cell shown in Fig. 4 , changing the effective resistance of the symmetric load element created with transistors TP3 and TP4. The change in resistance causes the delay to change. Transistor TN3 of Fig. 4 is a controlled current source biased by Vbn, which allows the cell to compensate for drain and substrate voltage variations. 
B. Biasing Circuit
The biasing circuit, shown in Fig. 6 , takes the control voltage and generates the bias gate voltages for the nMOS and pMOS biasing transistors of the delay cell. Its main function is to continuously adjust the buffer bias current in order to provide the proper lower swing limit of the control voltage to the delay stages. It does so with a differential amplifier and half buffer replica. Transistors TP1, TN1-4, and resistor R1 create the bias for the differential amplifier which is comprised of transistors TP2-4, TN5 and TN6. TP5, TP6, TN7, and TN8 make of the half buffer replica; while TP7, TP8, TN9, and TN10 act as a final buffer to the bias voltages. The circuit described allows the bias generator to establish a current for these bias signals that is held constant and independent of the supply voltage. Using the biasing circuit to generate delay cell bias increases the immunity of the control voltage to supply noise [4] .
C. Application of Delay Cells and Differential to Single Converter
The voltage controlled oscillator is comprised of ten differential delay cells, hooked up in a ring oscillator configuration where the positive output of one delay cell connects to the negative input of the second cell, and vice versa.
The differential delay cells output signals are used to trigger the UWB pulse generator circuit in the following stage. The pulse generator under development only accepts single ended input triggering signal, therefore a differential to single ended converter is needed at the output of each replica delay cell. Fig.  7 shows the circuit schematic of differential to single ended converter, which is made up of two-stage nMOS differential amplifiers driving two-stage pMOS common source amplifiers connected with an nMOS current mirror forming the load. The two levels of amplification are differentially balanced and have a wide bandwidth, allowing the opposing differential input transitions to have an equal delay at the output. The pMOS common source amplifiers then convert them to a single ended signal with 50% duty cycle and steep transitions. Adding converters to the output of the replica delay cells induces additional load capacitance, resulting in additional delay time. If these converters are only used on the replica cells, the delay created by the cells will not agree with (1) . In order to mitigate such effects, the differential to single ended converters are also attached to each delay cells that make up the VCO. Hence consistent delay times are produced in both VCO cells and the replica delay cells.
III. RESULTS
The system was designed in Cadence Virtuoso Analog Design Environment, and simulated using the Spectre simulator. The PLL was simulated to observe locking time and jitter characteristics, as well as to verify the relationship between the VCO output period and the delay seen at each of the replica cells. To do so, the loop must operate until it has reached a locked state, at which point the replica delay cells are triggered. These delay cells are triggered by a differential pulse with a rise and fall time of 100ps. The loop control voltage, the VCO frequency, the output trigger signals, and the power supply current draw were all monitored. Fig. 8 shows the control voltage for the loop when set to create a 200ps delay, which corresponds to the VCO operating at 250MHz. Fig. 9 shows the first four of the ten resulting outputs of the circuit, which are used as the trigger signals for the UWB pulse generators. As the figure shows, a uniform delay of 200ps was observed, and each of the trigger signals has full swing and a steep transition. The maximum error observed in the delay of the trigger signals was 3.1ps. The current draw from the power supply has a maximum value of 2.3mA, and an average value of 543uA once the loop has locked. These values lead to an average power consumption of .98mW. Fig. 11 shows an overlap of all of the radiation beam patterns that are achieved with this system, plotted in polar coordinates for better readability. Each of these patterns represents the beam that will be formed for one of the delay steps, when the antenna array is as described in section II and is oriented along the horizontal axis of this figure. As the figure shows, these beams contain two main lobes that are symmetric about 90°, and the beams cover the region from 9.6° to 56.4°, as well as the region from 123.6° to 170.4°. The specific scan angles for 100ps, 300ps, and 500ps delays are highlighted, corresponding to 9.6°, 30°, and 56.4° scan angles respectively. 
IV. CONCLUSION
A single chip beam steering system has been designed using Global Foundries 7HV .18 m high voltage CMOS process. The controls operate at low supply voltage of 1.8V, while the system is also capable of generating high voltage GPR pulses. The power consumption of the control system is low (<1mW). The corresponding beam angles range from 9.6° to 56.4° in steps of 2.75°. In the next stage, the circuit will be fabricated and the measurement results will be collected and evaluated in comparison with other reference designs in the literature. 
